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The presence of a direct band gap
1-4
 and an ultrathin form factor
5
 has caused a 
considerable interest in two-dimensional (2D) semiconductors from the 
transition metal dichalcogenides (TMD) family with molybdenum disulphide 
(MoS2) being the most studied representative of this family of materials. While 
diverse electronic elements
6,7
, logic circuits
8,9
 and optoelectronic devices
12,13
 have 
been demonstrated using ultrathin MoS2, very little is known about their 
performance at high frequencies where commercial devices are expected to 
function. Here, we report on top-gated MoS2 transistors operating in the 
gigahertz range of frequencies. Our devices show cutoff frequencies reaching 6 
GHz. The presence of a band gap also gives rise to current saturation,
10
 allowing 
power and voltage gain, all in the gigahertz range. This shows that MoS2 could 
be an interesting material for realizing high-speed amplifiers and logic circuits 
with device scaling expected to result in further improvement of performance. 
Our work represents the first step in the realization of high-frequency analog 
and digital circuits based on two-dimensional semiconductors.  
 
KEYWORDS: MoS2, 2D semiconductors, radio frequency, current gain, voltage gain, 
power gain 
 
 The operating frequency of semiconductor devices has increased remarkably since 
the invention of the first transistor. By reducing the transistor’s critical dimensions, 
we can at the same time reduce the electron transit time and the gate capacitance 
which boosts the performance of transistors in the high-frequency range. The next 
challenging step is to reduce the device dimensions in the vertical direction to their 
ultimate limit. For this purpose, nanoscale materials such as carbon nanotubes 
(CNTs)
11,12
 and graphene
13-15
 have been suggested. Theory predicts that CNTs 
operating in the ballistic regime could provide a gain in the THz range.
16
 However, 
their small size carries disadvantages, such as the large contact resistance resulting in 
high device impedance, making it difficult to measure and integrate CNT-based 
devices with a standard radio-frequency (RF) setup.  
 Another candidate for future high-frequency devices is graphene. Graphene shows 
large carrier mobility
17
 and saturation velocity
18
. Graphene field-effect transistors 
(GFETs) have lower impedance compared to CNT-FETs, making impedance 
matching a less sensitive issue in GFETs than in CNT-FETs. The other important 
advantage of graphene compared to CNTs lies in its 2D nature and high mobility 
which results in large transconductance gm and intrinsic cutoff frequency fT,
13,19,20
 the 
frequency at which current gain becomes unity.  
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 Power and voltage amplification are also important transistor applications in 
electronic circuits. The maximum frequency of oscillation fmax is the frequency at 
which the power gain equals unity. In high-performance voltage and power 
amplifiers, fmax should be as high as possible. In the case of RF-GFETs, fmax still 
remains lower than the current gain cutoff frequency fT
19,20
 because it is relatively 
difficult to achieve saturation in graphene FETs due to the lack of band gap. In 
devices that lack saturation in drain current, this results in high values of drain 
conductance gds and limited voltage gain Av = gm/gds. 
Other two-dimensional materials such as for example molybdenum disulphide 
(MoS2) could be interesting for applications in RF electronics, especially in high-
frequency digital electronics where voltage gain higher than 1 is desired. MoS2 is a 
semiconductor from the family of transition-metal dichalcogenide (TMD) materials 
with the common formula MX2, where M represents a transition metal (M = Mo,W, 
Nb, Ta, Ti, Re) and X stands for either Se, S or Te. MoS2 has a bandgap and unique 
valley
21,22
 and spin properties as well as remarkable properties for new electronic and 
optoelectronic applications.
23
 In contrast to graphene which is a semimetal, MoS2 is a 
two-dimensional semiconductor with an electronic structure dependent on its 
thickness.
1-4
 First locally gated FETs based on monolayers of MoS2
24
 were shown to 
have room-temperature current on/off ratio higher than 10
8
. Monolayer MoS2 also 
shows voltage gain
25
 larger than 10, due to its natural band gap, high intrinsic 
transconductance and drain-source current saturation.
10
 The combination of all these 
properties makes MoS2 attractive for high-frequency applications. Self-consistent 
ballistic quantum transport simulations, independent of mobility values, show that 
cutoff frequencies well above 100 GHz could be possible for MoS2 transistors with 
channel lengths of Lg ~ 15 nm, operating in the ballistic limit.
26
 In addition, large-area 
MoS2 can be prepared using either liquid-phase exfoliation
27
 or CVD growth.
28-30
 
 
Here, we characterize top-gated MoS2 FETs in the high-frequency range. The 
current gain of MoS2 FETs decreases with increasing frequency and shows the typical 
1/f dependence for different thicknesses of 2D MoS2 crystals. We realized MoS2 FETs 
with a maximum transconductance gm = 54 µS/µm, the highest transconductance in 
MoS2 transistors reported up to date
10
, and showing current saturation. The highest 
intrinsic cut-off frequency fT derived from the measured scattering parameters is  
6 GHz and presents a strong dependence on the bias voltage, gate voltage and 
material thickness. MoS2 RF transistors also show a voltage gain higher than 1 and a 
maximum frequency of oscillation comparable to the cut-off frequency, reaching  
fmax = 8.2 GHz which makes MoS2 interesting for high-frequency logic circuits and 
amplifiers.  
Our MoS2 FETs are fabricated from MoS2 exfoliated onto a highly resistive 
intrinsic Si substrate covered with 270 nm thick SiO2.
31
 Figure 1 shows the device 
layout of a MoS2 FET with probe pads in the ground-signal-ground configuration 
(GSG) designed for high-frequency measurements. We have fabricated RF transistors 
based on 1L-MoS2, 2L-MoS2, 3L-MoS2 and multilayer Figure S1 (5 nm thick) MoS2 
crystals shown on Figure 1b. Electrical contacts were patterned using electron-beam 
lithography and by depositing 90-nm-thick gold electrodes. This was followed by an 
annealing step at 200
°
C in order to remove resist residue and decrease the contact 
resistance. Atomic layer deposition (ALD) was used to deposit a 30 nm thick layer of 
high-κ dielectric HfO2. Local top gates for controlling the current in the two branches 
were fabricated using another e-beam lithography step followed by evaporation of  
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10 nm/50 nm of Cr/Au. All our devices had a gate length Lg = 240 nm with the 
underlap region 50 nm long on both sides of the gate electrode. Channel widths are in 
the 9 - 21.5 µm range due to the stochastic nature of the MoS2 exfoliation process.  
Transfer and output characteristics of 1L-MoS2 and 3L-MoS2 FETs are shown 
in Figure 2. All our devices show transconductance typical of n-type semiconductors 
with on-state current reaching ~300 µA/µm for Vds = 2V and gate voltage Vtg = 10 V 
in the case of monolayer MoS2. The dielectric constant of 30nm HfO2 deposited at 
200°C is 14, probably due to surface impurities trapped between the HfO2  and MoS2 
layer. From the Ids-Vtg characteristic or our devices, we extract estimates for the field 
effect mobility and contact resistance µFE = 85 cm
2
/Vs and Rc = 2.0 kΩ·µm for the 
case of the monolayer device and µFE = 51 cm
2
/Vs and Rc = 3.1 kΩ·µm for the trilayer 
device (Fig. S1 in Supplementary information).  
 One of the most important parameters affecting the high-frequency performance 
of transistors is the transconductance gm = dIds/dVtg, shown in the insets of Figure 2a 
and b. The magnitude of gm drastically rises when increasing Vds in the range from 
100 mV to 1.5 V for 1L-MoS2 and from 100 mV to 2 V for 3L-MoS2, reaching a 
maximum of ~ 44 µS/µm for the single-layer and ~54 µS/µm for the trilayer device. 
These values are comparable to those reported for first graphene RF devices
13
 and are 
desirable for achieving high-frequency operation. Our devices can also easily achieve 
saturation. Figures 2c and d show the Ids-Vds characteristics of two MoS2 devices with 
a different number of layers. We measure very low values for the channel 
conductance gds, reaching values as low as ~ 3 µS/µm in the trilayer device at  
Vds = 3V and Vtg = 4V.  
 One of the main figures of merit to estimate the performance of radio-
frequency devices is the cut-off frequency fT, the frequency at which the current gain 
becomes unity
32
: 
1
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where gm is the intrinsic transconductance, Cgs is the gate-source capacitance, Cgd is 
the gate-drain capacitance, gds the drain conductance, Rs and Rd the source and drain 
series resistances, respectively.  
 To probe the intrinsic performance of MoS2 FETs in the RF range of operation, 
we measure the scattering S-parameters describing our devices using a vector network 
analyzer and perform standard calibration using dummy OPEN and SHORT 
structures
33
 with the purpose of de-embedding the influence of the parasitic, gate 
capacitance and resistance due to contact pads and device connections. These 
structures were fabricated with the same layout as the MoS2 FETs and produced in the 
same fabrication run on intrinsic Si substrates, Figure S3. The intrinsic cut-off 
frequency obtained in this way is related to the carrier transit time between the source 
and drain terminals. We analyzed FETs based on 1L-MoS2, 2L-MoS2, 3L-MoS2 as 
well as multilayer MoS2 stacks with thicknesses of ~5 nm. All the devices have a 240 
nm gate length, total channel length of 340 nm and a 30 nm thick layer of HfO2 acting 
as the gate dielectric. 
Figure 3 shows the short-circuit current gain (the ratio of small-signal drain and 
gate currents) h21 as a function of frequency for different thicknesses of exfoliated 
MoS2, before and after de-embedding. We operated our devices under bias and gate 
voltages Vds and Vtg where they showed the highest intrinsic transconductance. We 
attribute the significant noise in the low-frequency characteristics to the large 
impedance mismatch between our devices and the test setup.  The current gain h21 
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decreases with increasing frequency. All our devices showed fT higher than 1 GHz 
after de-embedding. For 1L-MoS2, we obtain a cut-off frequency fT = 2 GHz for  
Vds = 2 V and  Vtg = -3 V.  We record the highest cut-off frequency for trilayer MoS2 
with fT = 6 GHz forVds = 2.5 V and Vtg = -1.5 V. To estimate the value of fT 
independently, we also used the Gummel’s method,34,35 with results shown on Figure 
S2. The cut-off frequencies obtained from intercept of the 1/f dependence and 
Gummel’s method are closely matched. 
Figure 4 represents the behavior of the cut-off frequency as a function of the 
number of layers of MoS2 FETs. We see a rise of the cut-off frequency with 
increasing number of layers from 1L-MoS2 to 3L-MoS2, while the 5 nm thick 
multilayer MoS2 devices shows no improvement in performance over the trilayer 
device. Possible reasons for this could include a lower contact resistance in the case of 
the trilayer device and longer collision-free paths for the trilayer device as indicated 
by the more pronounced saturation behavior in the trilayer device when compared to 
the monolayer device.  
 Since the intrinsic cut-off frequency is mostly determined by the minimum time 
required for charge carriers to travel across the channel, decreasing the length of the 
semiconducting channel and the gate length are expected to result in increased cut-off 
frequency of FETs as reported for RF GFET devices.
13,35-37
 Because the cut-off 
frequency fT is proportional to transconductance gm which in turn is proportional to 
the field-effect mobility µFE, improving the mobility of the material by removing the 
adsorbates
38
, removing intrinsic defects and reducing the temperature should result in 
further improvements to the cut-off frequency. 
In addition to current gain, transistors for high-frequency logic circuits and 
amplifiers should also show voltage and power gains characterized by the maximum 
frequency of oscillation fmax. This is the frequency at which the power gain is equal to 
1. Just as  fT, fmax can be expressed by following the equation for field-effect 
transistors:
39
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where gds is the drain differential conductance, Rs the source resistance, Cgd the gate to 
drain capacitance and Rg is the gate resistance which mainly depends on the gate 
thickness and area.  
In figure 5, we plot Mason’s unilateral power gain U as a function of frequency 
for two MoS2 devices. This figure of merit is useful for describing the quality of 
three-terminal devices and is the highest possible gain obtained by unilateralizing the 
two-port network with lossless feedback. For active devices, the quantity U is higher 
than 1 and fmax corresponds to the frequency at which U = 1 (U = 0 dB). As shown on 
Figure 5a, we obtain fmax = 2.2 GHz for single-layer MoS2 with 240 nm gate length. 
For trilayer MoS2, we obtained fmax = 8.2 GHz, Figure 5b, similar to high-end RF 
FETs based on epitaxial graphene.
15
 This result shows that MoS2 could be interesting 
for high-frequency amplifiers. We also extract the intrinsic voltage gain  
Av = gm/gds for the same set of devices by converting the scattering S-parameters 
parameters to impedance Z-parameters where Av = Z21/Z11.
39
 The results are presented 
in Figures 5c and d for our MoS2 FETs. At 200 MHz, Av is equal to 1.9 (5.5 dB) and is 
twice as high as in state of the art RF-GFETs with equivalent gate oxide thickness and 
similar gate lengths.
37
  Further device scaling is expected to improve all the operating 
parameters described here. Improvements in the voltage gain can be expected from 
decreasing the oxide thickness, resulting in better electrostatic control over the 
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semiconducting channel. Reducing the gate length and improving the semiconducting 
channel mobility is expected to result in increased cut-off frequency fT, while the 
maximum frequency of oscillation fmax can be increased by reducing the parasitic 
effects due to its layout, capacitance, gate and contact resistance.  
In conclusion, we have characterized the high-frequency operation of top-gated 
MoS2 transistors with a 240 nm gate length. Our MoS2 RF-FETs show an intrinsic 
transconductance higher than 50 µS/µm, saturation of drain-source current and a 
voltage gain higher than 1. These features allow the operation of MoS2 transistors in 
the GHz range of frequencies. Our devices show cut-off frequencies as high as 6 GHz 
and are able to not only amplify current in this frequency range but also power and 
voltage, with the maximum frequency of oscillation fmax = 8.2 GHz. These features 
show that MoS2 and other 2D TMD semiconductors can be used to fabricate 
transistors that operate at gigahertz frequencies. Further improvements in device 
geometry and material processing are possible and will help realize the full potential 
of 2D semiconductors for low-cost and flexible high-frequency analog current and 
voltage amplifiers as well as high-frequency logic circuits. 
 
MATERIALS AND METHODS 
Device characterization is performed at room temperature in an RF probe station 
(Cascade Microtech). DC and AC voltages are applied using bias tees connected to 
each probe head. DC currents are measured using an Agilent B2912A parameter 
analyzer. AC excitations and subsequent S-parameter measurements are performed 
using an Agilent N5224A vector-network analyzer (VNA). High-frequency S-
parameter characterization was carried out in the 0.2-5 GHz frequency range. The two 
VNA ports are connected to the sample's source and drain electrode via the bias-tees 
and probe heads. The probe system was calibrated before the measurements of the 
device under test (DUT) in order to take into account any spurious contribution of 
connectors, cables and the electrical environment of the DUT and to subtract it from 
the measured signal. This is done first by means of a calibration pad and in the second 
step using a set of dummy structures. The system was calibrated using the LRRM 
(Line – Reflect – Reflect – Match) method for the required frequency range and at 
low input power (typically -27 dBm) using a standard CSR-8 substrate.  On-chip 
OPEN and SHORT structures with exact design layout of the devices were used to de-
embed the parasitic effects such as pad capacitance and interconnection resistance 
with the purpose to obtain the intrinsic RF performance. OPEN dummy structures are 
used to cancel the influence of the capacitive coupling between the electrodes. 
SHORT dummy structures are used to cancel the series resistance from the leads and 
contact resistance between probe tips and landing pads.  
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SUPPORTING INFORMATION AVAILABLE 
Supplementary figures and discussion related to device fabrication, field-effect 
mobility and contact resistance extraction, cut-off frequency extraction using the 
Gummel’s method, layout of structures used for parameter de-embedding. This 
material is available free of charge via the Internet at http://pubs.acs.org. 
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FIGURES 
 
Figure 1.  MoS2-based high-frequency transistors. a, Optical image of the device layout with ground – 
signal – ground pads for the drain and the gate on intrinsic Si substrate covered with a 270 nm thick SiO2 
layer. The inset shows the magnified optical image of the coplanar waveguide with the gate length  
Lg = 240 nm. The total channel length is 340 nm. Underlap regions are 50 nm long. b, Optical images of 
1L-MoS2, 2L-MoS2, 3L-MoS2 and multilayer (5 nm thick) MoS2. Transistors are fabricated on top of regions 
with uniform crystal thickness. Scale bar is 10 µm long. c, Schematic cross-sectional view of the RF-MoS2 
transistor.  
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Figure 2.  DC output characteristics of MoS2 RF transistors. a, Transfer characteristic for 1L-MoS2 FET 
under the applied drain voltage in the range from Vds = 0.1 V - 2 V with a step of 0.5 V. b, Transfer 
characteristic for 3L-MoS2 FET under the applied drain voltage in the range from Vds = 0.1 V - 2.5 V with a 
step of 0.5 V. Insets in a and b show the transconductance of 1L-MoS2 and 3L- MoS2 derived from Ids – Vtg 
characteristics. c, The drain current Ids as a function of bias voltage Vds measured for different top – gate 
voltages in the case of a device based on single-layer MoS2. The top-gate voltage varies from -7 V to 7 V 
with a step of 0.5 V. d, The drain current Ids as a function of bias voltage Vds for the 3L-MoS2 device, 
measured for different top – gate voltages. The gate voltage varies from -4 V to 4 V with a step of 0.5 V.  
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Figure 3. RF performance analysis for devices based on exfoliated MoS2. Small-signal current gain 
h21 as a function of frequency for devices based on 2D MoS2 crystals with different thicknesses, with and 
without deembedding. a, Single-layer MoS2 with the cutoff frequency fT = 2 GHz. b, bilayer MoS2 with fT = 3 
GHz at applied Vds = 2 V and Vtg = -1.3 V. c, Trilayer MoS2 with fT = 6 GHz and d, multilayer MoS2 with  
fT = 5.5 GHz at applied Vds = 2.5 V and Vtg = -1 V. The current gain h21 decreases with increasing 
frequency, following the -20dB/dec slope expected for conventional FETs. 
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Figure 4.   Summary of the RF performance of MoS2 devices. a, Intrinsic cut-off frequency fT as a 
function of the number of layers of MoS2 transistors for 4 different samples with Lg = 200 nm. Highest cut-off 
frequency is observed for the trilayer transistor. 
 
 
 
Figure 5. Power and voltage gain analysis for devices based on exfoliated MoS2. a, Mason’s 
unilateral gain U as a function of frequency for the monolayer MoS2  device. Maximum frequency of 
oscillation fmax =  2.2 GHz is extracted at the point where power gain reaches unity. b, Same as in part a 
but for a trilayer device, resulting in fmax = 8.2 GHz. c, Voltage gain |Z21/Z11| as a function of frequency for 
the monolayer MoS2 device showing gain higher than 1 up to 5 GHz. d, Dependence of the voltage gain on 
frequency for the trilayer device.  
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